


# ZAW Whiskey Lake series Platform Block Diagram (DIS/UMA )

01



## BOM option

IV@ : UMA  
EV@ : DIS  
TPC@ : Type-C function  
TPC\_N@ : No Type-C function  
TSI@ : Touch screen I2C  
TPM@ : Trusted Platform Module  
PBA@ : Finger Print on touch pad  
KBL@ : Keyboard back light  
GS@ : G-Sensor function  
GS\_N@ : No G-Sensor function  
SSD@ : Solid State Disk  
ODD@ : Optical Disc Drive  
EMC@ : eMMC function  
RAM@ : On Board Memory  
SP@ : Power & VGA  
HDD\_R@ : Hard Disc Redriver  
HDD\_N@ : NO Hard Disc Redriver  
CNV@ : Intel WIFI  
CNV\_N@ : NO Intel WIFI  
HDMI\_R@ : HDMI Redriver  
HDMI\_N@ : No HDMI Redriver  
Debug@ : for Debug Card  
255@ : Codec 255  
256@ : Codec 256

FOR15~17@ : Panel 15 or 17 inch  
FOR14@ : Panel 14 inch


## Power solution

<b>Battery Charger</b> BQ24780SRUYR P37	<b>+VCC_CORE</b> RT9610CGQW P42	<b>+VGPU_CORE</b> RT8813DGQW P46
<b>+3VPCU/+5VPCU</b> RT6258CGQUF P38	<b>+VCCGT</b> RT9610CGQW P43	<b>+1.35V_GFX</b> G5335QT2U P47
<b>+3V/+5V</b> JW7110DFNC P38	<b>+VCCSA</b> RT9610CGQW P43	<b>+1V8_AON</b> JW7110DFNC P48
<b>+1V_S5</b> G5335QT2U P39	<b>+1.8V_S5</b> JW5213DFND P44	<b>+1.03_GFX</b> G9336ADJP1U P48
<b>+1.2VSUS</b> RT8231BGQW G9661MF11U P40	<b>+1.5V</b> JW5222RSOTEP44	<b>Thermal protection</b> TMP708AIDBVR P44

## PCB 8L STACK UP

LAYER 1 : TOP  
LAYER 2 : SGND  
LAYER 3 : IN1  
LAYER 4 : SVCC  
LAYER 5 : IN2  
LAYER 6 : IN3  
LAYER 7 : SGND  
LAYER 8 : BOT

## HDMI



Reserve EDP\_HPD opposites circuit!

checklist REV 2.0 : PD 20K


SPEC:0.033u  
SCH:0.47u

PLACE NEAR CPU

# WHL ULT Processor (MEM-A)

Interleave / Non-Interleave

U1B




2 of 20

WHL\_U\_43E\_IL\_IP\_DDR4

# WHL ULT Processor (DDR4)

Interleave / Non-Interleave

U1C



3 of 20

WHL\_U\_43E\_IL\_IP\_DDR4

Layout: DDR Rcomp need follow Intel Spec 15 mil trace length

+1.2VSUS



R27

\*Short 04P2

DDR4\_DRAMRST# 17,18

C3

\*0.1uF16V\_2



Quanta Computer Inc.

PROJECT : ZAW

Size	Document Number	Rev
	KBL-U 2/15(DDR4 I/F)	1A


Date: Wednesday, February 27, 2019 Sheet 3 of 48









+VCCSA 40,42  
+1.2VSUS 3,17,18,39,46  
+1.05V\_DEEP\_SUS 9,15,38  
+3VPCU 13,25,26,30,31,34,35,36,37




**Quanta Computer Inc.**

**PROJECT : ZAW**




Size Document Number  
**KBL-U 5/15 (POWER-2)**  
Date: Wednesday, February 27, 2019 Sheet 6 of 48 Rev. 1A



For WHL U42 ES2 上件/0122



For WHL U42 ES1 上件/0122




Quanta Computer Inc.

PROJECT : ZAW

Size	Document Number	Rev
	KBL-U 7/15 (GND)	1A
Date:	Wednesday, February 27, 2019	Sheet 8 of 48





**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R86 *1K 5% 2
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R87 1K 5% 2



Quanta Computer Inc.

PROJECT : ZAW

Size Document Number

KBL-U 8/15 (RSV)

Rev

1A


Date: Wednesday, February 27, 2019

Sheet 9 of 48



# Functional Strap Definitions

**DESIGN NOTE:**  
WEAK PULL UP RESISTOR PRESENT ON THIS NET




**TOP SWAP OVERRIDE**  
HIGH - TOP SWAP ENABLE  
LOW-DISABLED  
HIGH-LPC SELECTED FOR SYSTEM FLASH  
WEAK INTERNAL PD

**No Boot:**  
The signal has a weak internal pull-down.  
0 = Enable security measures defined in the Flash Descriptor.  
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.



**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).  
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.

**No Boot:**  
The signal has a weak internal pull-down.  
0 = Disable No Reboot mode.  
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.



**No Boot:**  
The signal has a weak internal pull-down.  
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.  
Bit 10 Boot BIOS Destination  
0 SPI  
1 LPC

**No Boot:**  
The signal has a weak internal pull-down.  
0 = LPC is selected for EC.  
1 = eSPI is selected for EC.











**Quanta Computer Inc.**

**PROJECT : ZAW**



Size	Document Number	Rev
	<b>KBL-U 10/15(HDA)</b>	1A

Date: Wednesday, February 27, 2019 Sheet 11 of 48







RTC Power trace width 20mils.





The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.














Reserve UART FFC connector for Win 7 debug




ID3	ID2	ID1	ID0	Vendor	Vendor PN	Quanta PN
0	0	0	0	Hynix 8Gb	HSAN86GNCJR-VKC	AKD5QGS7W13
0	0	0	1	Micron 8Gb	MT40A512M16L-075:E	AKD5L2STL24
0	0	1	0	Micron 8Gb	MT40A512M16TB-062:E-J	AKD5QGSSTL23
1	1	1	1	With out on board memory		





	Low	High
BOARD_ID0	Non eMMC	eMMC
BOARD_ID1	HDMI_N_@	HDMI_R_@
BOARD_ID2	Non G-sensor(GS_N_@)	G-sensor(GS_@)
BOARD_ID3	Non TPM(TPM_N_@)	TPM(TPM_@)
BOARD_ID4	Non Touch panel	Touch panel (Control by Cable)
BOARD_ID5	Non Type-C(TPC_N_@)	Type-C(TPC_@)
BOARD_ID6	Single MIC(Cable control)	Dual MIC (DMIC_@)
BOARD_ID7	Reserved (Default)	Reserve















Vendor	P/N	Vendor	P/N
MIC 16G	AKDS5G0TL00	MT40A01G16HA-083E:A	
Elpida			
SAMSUNG			



DDR4 mapping	SOP	DDP
E9	VSS	UZQ
M9	VSS	BG1
T7	NC	VSS





Memory 8G & Memory 16G TABLE		
	Memory 8G	Memory 16G
R278	0Q CS000002JB38	240Q CS12402FB03
R279	0Q CS000002JB38	240Q CS12402FB03
R280	0Q CS000002JB38	240Q CS12402FB03
R281	0Q CS000002JB38	240Q CS12402FB03
R282	UNINSTAL	INSTAL
R283	UNINSTAL	INSTAL
R284	UNINSTAL	INSTAL
R285	UNINSTAL	INSTAL
R290	UNINSTAL	UNINSTAL
R291	INSTAL	UNINSTAL
R292	INSTAL	UNINSTAL
R293	INSTAL	UNINSTAL




Place these Caps near Channel B  
1uF/10uF 4pcs on each side of connector










$$\text{PEX IOVDD} + \text{PEX IOVDDQ} = 1.042\text{A}$$



PEX\_PLL\_HVDD +  
PEX\_SVDD 3V3 = 143mA





**PEX\_PLLVDD = 130mA**




**net PCIE CLKREQ VGA# and PU:10K both remove in CPU side**




**NVDD = 32.22 ~ 26.66 A**



## Power up sequence





## Power down sequence


**Quanta Computer Inc.**

PROJECT : ZAW

Size	Document Number <b>N17S-G1-A1(PCIE I/F)/NVDD</b>	Rev <b>1A</b>
Date:	Wednesday, February 27, 2019	Sheet 19 of 48









MF=0 Non-mirrored

Channel 0 MF=0 Non-mirrored  
<0-31>

CHANNEL A: 2G/4G GDDR5

Channel 0 MF=0 Non-mirrored  
<32-63>

Channel 0 MF=0 Non-mirrored

23

QD24~31

QD16~23

QD8~15


QD0~7

QD40~47

QD32~39




QD56~63




QD48~55















HDMI


OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode; DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode

The PTN3366 supports four level equalization settings based on binary input pins EQ0 and EQ1.

Table 5. Equalizer settings		
Inputs		Equalization for 3 Gbit/s
EQ1	EQ0	
short to GND	short to GND	0 dB
short to GND	short to V <sub>DD</sub>	2 dB
short to V <sub>DD</sub>	short to GND	4 dB
short to V <sub>DD</sub>	short to V <sub>DD</sub>	6 dB



HDMI-detect




For LDO mode support  
RTL8107ESH-CG/RTL8111HSH-CG  
Stuff: La, Ca, Cb


\* Place Cc,Cd,Ce,Cf for RTL8107ESH-CG/RTL8111HSH-CG  
close to each VDD10 pin-- 3, 22, 8, 30

\* Place Cg,Ch for RTL8107ESH-CG/RTL8111HSH-CG  
close to each VDD10 pin-- 22(reserved)

Power trace Layout 宽度> 60mil




Leakage circuit (MPC)




\* Place Cj and Ck, close to each VDD33 pin-- 11, 32 for  
RTL8107ESH-CG/RTL8111HSH-CG

\* For surge improvement, place Cm and Cn, close to each  
VDD33 pin-- 11, 32(optional)




For Giga : Ub



For 10/100 : Ra,Rb  
For Giga : Ra,Rb,Rc,Rd




RJ45




2018/11/06  
Need change their footprint




## TYPE C and MUX PI2EQX632EXUBE



## USB2.0



## TYPE C USB3.0 ESD



CHG	CHG_Hi	CC Capability Broadcast	Current Limit	Load Defect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A

To USB3 SW,Need pu 1.8V level

check power ???

**KEYBOARD (KBC)**

**For 15"**

Pin 34: NBSWON#

Pin 33: 33 5% R23

Pin 32: D34 \*A25725-01F R7G

Pin 31: Prevent ESD/EOS Layout near device

Pin 30: VPORT\_0603\_220K V05

Pin 29: D33

Pin 28: FOR15@196153-28021-35 CN18

**For 14"**

Pin 16: MY16

Pin 15: MY17

Pin 14: MY0

Pin 13: MY1

Pin 12: MY2

Pin 11: MY3

Pin 10: MY4

Pin 9: MY5

Pin 8: MY6

Pin 7: MY7

Pin 6: MY8

Pin 5: MY9

Pin 4: MY10

Pin 3: MY11

Pin 2: MY12

Pin 1: MY13

Pin 16: MX0

Pin 15: MX1

Pin 14: MX2

Pin 13: MX3

Pin 12: MX4

Pin 11: MX5


Pin 10: MX6

Pin 9: MX7


Pin 8: NBSWON#

Pin 7: FOR14@196153-28021-35 CN16


## FAN check pin define




MV5	C707	220p/25V 2
MV6	C706	220p/25V 2
MV3	C708	220p/25V 2
MV7	C709	220p/25V 2
MV8	C711	220p/25V 2
MV9	C713	220p/25V 2
MY10	C714	220p/25V 2
MY11	C715	220p/25V 2
MY1	C716	220p/25V 2
MY2	C717	220p/25V 2
MY4	C718	220p/25V 2
MY0	C719	220p/25V 2
MX4	C720	220p/25V 2
MX6	C721	220p/25V 2
MX3	C722	220p/25V 2
MX2	C723	220p/25V 2
MX7	C724	220p/25V 2
MX0	C725	220p/25V 2
MX5	C726	220p/25V 2
MX1	C727	220p/25V 2
MY12	C728	220p/25V 2
MY13	C729	220p/25V 2
MY14	C730	220p/25V 2
MY15	C731	220p/25V 2
MY16	C732	220p/25V 2
MY17	C733	220p/25V 2




## TPM NPCT750




### G-sensor (GS@)




**PBA (PBA@)**




24,29,35,37,39,40,41,42,44,45,46 +5V\_S5  
25,26,27,30,37,43 +5V  
2,4,10,11,12,13,14,15,17,20,22,25,26,27,28,30,31,33,34,35,37,38,39,40,43,44,45,46 +3V  
2,4,10,12,13,14,15,28,29,30,33,34,37,39 +3V\_S5  
9,15,38 +1.05V\_DEEP\_SUS

[illegible]







EC(KBC)



## SM BUS PU(KBC)




HWPG(KBC)



SM Bus 1	Battery
SM Bus 2	PCH/VGA/DDR
SM Bus 3	
SM Bus 4	

## Reset SW (FSW)


### Battery Detect Switch




Reserve switch for test  
(MP remove)

reserve switch for test  
(IP remove)


## USB Board




## USB2.0 DB (UB2)



## Hall Sensor




## DMIC




Quanta Computer Inc.

PROJECT : ZAW

## Double Check ADP-IN Connector with ME




PR23	UMA	DIS
41.2K Ohm CS34122FB19	33.2K Ohm CS33322FB13	
78W	95W	



ACDET=16.4V

- (1) BQ24780S: 1  $\mu$ A/W (default)  
(2) RT3602AJ: PSYS = 3.2V

CS34122FB19 RES CHIP 41.2K 1/16W +1% (0402) For 78W  
CS33322FB13 RES CHIP 33.2K 1/16W +1% (0402) For 95W  
SP@41.2K\_1%  
CS32742FB14 RES CHIP 27.4K 1/16W +1% (0402) For 116W





REGN MAX voltage 6.5V  
 $V_{ILIM} = 20 * (V_{SRP} - V_{SRN}) = 20 * I_{chg} * R_{sr}$   
 $= 0.793V$  for 3.965A current limit  
 $I_{LIM} = 0.793V$   
 $R_{sr} = 0.01ohm$

**Quanta Computer Inc.**  
**PROJECT : ZAW**


Size Document Number  
**Charger (BQ24780S)**

Date: Wednesday, February 27, 2019 Sheet 36 of 48 Rev 1A











### +2.5VSUS Power Rail For DDR4




6A for ICCMAX=1V

**A for ICCMAX=1V**




 <b>Quanta Computer Inc.</b> <b>PROJECT :</b>		Rev 1/A
Size	Document Number	
<b>CPU_CORE (RT3602AJ)</b>		
Date:	Wednesday, February 27, 2019	Sheet 40 of 48


+VIN 25,36,37,38,39,40,42,43,44,45,46  
 +VCC\_CORE 5,7,40  
 +5V\_S5 24,29,35,37,39,40,42,44,45,46




Vcore = 2 Phase for KBL-R U42/WHL U42/CML Base, 上件



+VIN 25,36,37,38,39,40,41,43,44,45,46  
 +VCCGT 7,40  
 +VCCSA 6,40  
 +5V\_S5 24,29,35,37,39,40,41,44,45,46





Double check PU high with HW



+3V\_S5 2,4,10,12,13,14,15,28,29,30,33,34,37,39  
+1.8V\_S5 15,29,46  
+1.8V 26,29  
+1.5V 26  
+3V 2,4,10,11,12,13,14,15,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,40,44,45,46  
VL 37


+VIN 25,36,37,38,39,40,41,42,44,45,46  
+V 25,26,27,30,32,37  
+VCCIO 2,6,36,38,40

Double check PU high with HW





+VIN 25,36,37,38,39,40,41,42,43,45,46  
+VGPU\_CORE 19  
+5V\_S5 24,29,35,37,39,40,41,42,45,46  
+1V8\_AON 19,21,22,46  
+1V8\_GFX\_MAIN 19,20,21,46  
GPU\_CHOKE\_THERMAL 34,44





**N17S-G0-A1 (25W/GDDR5)**  
=MX230  
OpenVreg Config : Type2+  
Vboot : 0.8V

EDP-C: 27.8A  
EDP-P: 42A  
OCP: 74A  
FSW: 300KHz























**N17S-G2-A1 (25W/GDDR5)**  
=MX250  
OpenVreg Config : Type2+  
Vboot : 0.8V

EDP-C: 28.6A  
EDP-P: 60.3A  
OCP: 74A  
FSW: 300KHz





# Hole



**Quanta Computer Inc.**

**PROJECT : ZAW**

Size	Document Number	Rev
	<b>Hole</b>	1A
Date:	Wednesday, February 27, 2019	Sheet 47 of 48

